The growing gap between sustained and peak performance for scientific applications is a well-known problem in high end computing. The recent development of parallel vector systems offers the potential to bridge this gap for many computational science codes and deliver a substantial increase in computing capabilities. This paper examines the intranode performance of the NEC SX-6 vector processor and the cache-based IBM Power3/4 superscalar architectures across a number of scientific computing areas. First, we present the performance of a microbenchmark suite that examines low-level machine characteristics. Next, we study the behavior of the NAS Parallel Benchmarks. Finally, we evaluate the performance of several scientific computing codes. Results demonstrate that the SX-6 achieves high performance on a large fraction of our applications and often significantly outperforms the cache-based architectures. However, certain applications are not easily amenable to vectorization and would require extensive algorithm and implementation reengineering to utilize the SX-6 effectively.
Introduction
The rapidly increasing peak performance and generality of superscalar cache-based microprocessors long led researchers to believe that vector architectures hold little promise for future large-scale computing systems. Due to their cost effectiveness, an ever-growing fraction of today's supercomputers employ commodity superscalar processors, arranged as systems of interconnected SMP nodes. However, the growing gap between sustained and peak performance for scientific applications on such platforms has become well known in high performance computing.
The recent development of parallel vector systems offers the potential to bridge this performance gap for a significant number of scientific codes, and to increase computational power substantially. This was highlighted dramatically when the Japanese Earth Simulator System's [2] results were published [18, 19, 22] . The Earth Simulator, based on NEC SX-6 1 vector technology, achieves five times the LINPACK perfor-mance with half the number of processors of the IBM SP-based ASCI White, the world's fourth-most powerful supercomputer [8] , built using superscalar technology. In order to quantify what this new capability entails for scientific communities that rely on modeling and simulation, it is critical to evaluate these two microarchitectural approaches in the context of demanding computational algorithms.
In this paper, we compare the performance of the NEC SX-6 vector processor against the cache-based IBM Power3 and Power4 architectures for several key scientific computing areas. We begin by evaluating memory bandwidth and MPI communication speeds, using a set of microbenchmarks. Next, we evaluate five of the well-known NAS Parallel Benchmarks (NPB) [4, 11] , using problem size Class B. Finally, we present performance results for a number of numerical codes from scientific computing domains, including plasma fusion, astrophysics, fluid dynamics, materials science, magnetic fusion, and molecular dynamics. Since most modern scientific codes are already tuned for cache-based systems, we examine the effort required to port these applications to the vector architecture. We focus on serial and intranode parallel performance of our application suite, while isolating processor and memory behavior. Future work will explore the behavior of multi-node vector configurations.
Architectural Specifications
We briefly describe the salient features of the three parallel architectures examined. Table 1 presents a summary of their intranode performance characteristics. Notice that the NEC SX-6 has significantly higher peak performance, with a memory subsystem that features a data rate an order of magnitude higher than the IBM Power3/4 systems. Table 1 : Architectural specifications of the Power3, Power4, and SX-6 nodes.
Power3
The IBM Power3 was first introduced in 1998 as part of the RS/6000 series. Each 375 MHz processor contains two floating-point units (FPUs) that can issue a multiply-add (MADD) per cycle for a peak performance of 1.5 GFlops/s. The Power3 has a short pipeline of only three cycles, resulting in relatively low penalty for mispredicted branches. The out-of-order architecture uses prefetching to reduce pipeline stalls due to cache misses. The CPU has a 32KB instruction cache and a 128KB 128-way set associative L1 data cache, as well as an 8MB four-way set associative L2 cache with its own private bus. Each SMP node consists of 16 processors connected to main memory via a crossbar. Multi-node configurations are networked via the IBM Colony switch using an omega-type topology.
The Power3 experiments reported in this paper were conducted on a single Nighthawk II node of the 208-node IBM pSeries system (named Seaborg) running AIX 5.1 and located at Lawrence Berkeley National Laboratory.
Power4
The pSeries 690 is the latest generation of IBM's RS/6000 series. Each 32-way SMP consists of 16 Power4 chips (organized as 4 MCMs), where a chip contains two 1.3 GHz processor cores. Each core has two FPUs capable of a fused MADD per cycle, for a peak performance of 5.2 Gflops/s. Two load-store units, each capable of independent address generation, feed the two double precision MADDers. The superscalar out-of-order architecture can exploit instruction level parallelism through its eight execution units. Up to eight instructions can be issued each cycle into a pipeline structure capable of simultaneously supporting more than 200 instructions. Advanced branch prediction hardware minimizes the effects of the relatively long pipeline (six cycles) necessitated by the high frequency design.
Each processor contains its own private L1 cache (64KB instruction and 32KB data) with prefetch hardware; however, both cores share a 1.5MB unified L2 cache. Certain data access patterns may therefore cause L2 cache conflicts between the two processing units. The directory for the L3 cache is located on-chip, but the memory itself resides off-chip. The L3 is designed as a stand-alone 32MB cache, or to be combined with other L3s on the same MCM to create a larger interleaved cache of up to 128MB. Multi-node Power4 configurations are currently available employing IBM's Colony interconnect, but future large-scale systems will use the lower latency Federation switch.
The Power4 experiments reported here were performed on a single node of the 27-node IBM pSeries 690 system (named Cheetah) running AIX 5.1 and operated by Oak Ridge National Laboratory.
SX-6
The NEC SX-6 vector processor uses a dramatically different architectural approach than conventional cache-based systems. Vectorization exploits regularities in the computational structure to expedite uniform operations on independent data sets. Vector arithmetic instructions involve identical operations on the elements of vector operands located in the vector register. Many scientific codes allow vectorization, since they are characterized by predictable fine-grain data-parallelism that can be exploited with properly structured program semantics and sophisticated compilers. The 500 MHz SX-6 processor contains an 8-way replicated vector pipe capable of issuing a MADD each cycle, for a peak performance of 8 Gflops/s per CPU. The processors contain 72 vector registers, each holding 256 64-bit words.
For non-vectorizable instructions, the SX-6 contains a 500 MHz scalar processor with a 64KB instruction cache, a 64KB data cache, and 128 general-purpose registers. The 4-way superscalar unit has a peak of 1 Gflops/s and supports branch prediction, data prefetching, and out-of-order execution. Since the vector unit of the SX-6 is significantly more powerful than its scalar processor, it is critical to achieve high vector operation ratios, either via compiler discovery or explicitly through code (re-)organization.
Unlike conventional architectures, the SX-6 vector unit lacks data caches. Instead of relying on data locality to reduce memory overhead, memory latencies are masked by overlapping pipelined vector operations with memory fetches. The SX-6 uses high speed SDRAM with peak bandwidth of 32GB/s per CPU: enough to feed one operand per cycle to each of the replicated pipe sets. Each SMP contains eight processors that share the node's memory. The nodes can be used as building blocks of large-scale multi-processor systems; for instance, the Earth Simulator contains 640 SX-6 nodes, connected through a single-stage crossbar.
The vector results in this paper were obtained on the single-node (8-way) SX-6 system (named Rime) running SUPER-UX at the Arctic Region Supercomputing Center (ARSC) of the University of Alaska.
Microbenchmarks
This section presents the performance of a microbenchmark suite that measures some low-level machine characteristics such as memory subsystem behavior and scatter/gather hardware support using STREAM [7] ; and point-to-point communication, network/memory contention, and barrier synchronizations via PMB [5] .
Memory Access Performance
First we examine the low-level memory characteristics of the three architectures in our study. Table 2 presents asymptotic unit-stride memory bandwidth behavior of the triad summation: a(i) = b(i) + s × c(i), using the STREAM benchmark [7] . It effectively captures the peak bandwidth of the architectures, and shows that the SX-6 achieves about 48 and 14 times the performance of the Power3 and Power4, respectively, on a single processor. Notice also that the SX-6 shows negligible bandwidth degradation for up to eight tasks, while the Power3/4 drop by almost 50% for fully packed nodes. P Power3 Power4 SX- 6   1  661  2292  31900  2  661  2264  31830  4  644  2151  31875  8  568  1946  31467  16  381  1552  -32  -1040  -Table 2 : Single-processor STREAM triad performance (in MB/s) for unit stride. Our next experiment concerns the speed of strided data access on a single processor. Figure 1 presents our results for the same triad summation, but using various memory strides. Once again, the SX-6 achieves good bandwidth, up to two (three) orders of magnitude better than the Power4 (Power3), while showing markedly less average variation across the range of strides studied. Observe that certain strides impact SX-6 memory bandwidth quite pronouncedly, by an order of magnitude or more. Analysis shows that strides containing factors of two worsen performance due to increased DRAM bank conflicts. On the Power3/4, a precipitous drop in data transfer rate occurs for small strides, due to loss of cache reuse. This drop is more complex on the Power4, because of its more complicated cache structure.
Finally, Figure 2 presents the memory bandwidth of indirect addressing through vector triad gather and scatter operations of various data sizes on a single processor. For smaller sizes, the cache-based architectures show better data rates for indirect access to memory. However, for larger sizes, the SX-6 is able to utilize its hardware gather and scatter support effectively, outperforming the cache-based systems.
MPI Performance
Message passing is the most wide-spread programming paradigm for high-performance parallel systems. The MPI library has become the de facto standard for message passing. It allows both intranode and internode communications, thus obviating the need for hybrid programming schemes for distributed-memory systems. Although MPI increases code complexity compared with shared-memory programming paradigms such as OpenMP, its benefits lie in improved control over data locality and fewer global synchronizations. Table 3 presents bandwidth figures obtained using the Pallas MPI Benchmark (PMB) suite [5] , for exchanging intranode messages of various sizes. The first row shows the best-case scenario when only two processors within a node communicate. Notice that the SX-6 has significantly better performance, achieving more than 19 (7) times the bandwidth of the Power3 (Power4), for the largest messages. 19 ) bytes, suffers 46% (68%) bandwidth degradation when fully saturating the Power3 (Power4), but only 7% on the SX-6. Table 4 shows the overhead of MPI barrier synchronization (in µsec). As expected, the barrier overhead on all three architectures increases with the number of processors. For the fully loaded SMP test case, the SX-6 has 3.6 (1.9) times lower barrier cost than Power3 (Power4); however, for the 8-processor test case, the SX-6 performance degrades precipitously and is slightly exceeded by the Power4. 
Scientific Kernels: NPB
The NAS Parallel Benchmarks (NPB) [4, 11] provide a good middle ground for evaluating the performance of compact, well-understood applications. The NPB were created at a time when vector machines were considered no longer cost effective. Although they were meant not to be biased against any particular architecture, the NPB were written with cache-based systems in mind. Here we investigate the work involved in producing good vector versions of the published NPB that are appropriate for our current study: CG, a sparse-matrix conjugate-gradient algorithm marked by irregular stride resulting from indirect addressing; MG, a quasi-multi-grid code marked by regular non-unit strides resulting from communications between grids of different sizes; FT, an FFT kernel; BT, a synthetic flow solver that features simple recurrences in a different array index in three different parts of the solution process; and LU, a synthetic flow solver featuring recurrences in three array indices simultaneously during the major part of the solution process. We do not report results for the SP benchmark, which is very similar to BT. Table 5 presents MPI performance results for these codes on the SX-6 and Power3/4 for medium problem sizes, commonly referred to as Class B. Performance results are reported in Mflops/s per processor. To characterize vectorization behavior we also show average vector length (AVL) and vector operation ratio (VOR). Cache effects are accounted for by TLB misses in % per cycle (TLB) and L1 hits in % per cycle (L1). All performance numbers except Mflops/s-which is reported by the benchmarks themselves-were obtained using the hpmcount tool on the Power3/4 and ftrace on the SX-6. Although the CG code vectorizes well and exhibits fairly long vector lengths, uni-processor SX-6 performance is not very good due to the cost of gather/scatter resulting from the indirect addressing. Multiprocessor SX-6 speedup degrades as expected with the reduction in vector length. Power3/4 scalability is good, mostly because uni-processor performance is so poor due to the serious lack of data locality.
MG also vectorizes well, and SX-6 performance on up to four processors is good. But a decreased VOR and AVL, combined with the cost of frequent global synchronizations to exchange data between small grids, causes a sharp drop on eight processors. The mild degradation of performance on the Power3/4 is almost entirely due to the increasing cost of communication, as cache usage is fairly constant, and TLB misses even go down a bit due to smaller per-processor data sets.
FT did not perform well on the SX-6 in its original form, because the computations used a fixed block length of 16 words. But once the code was modified to use a block length equal to the size of the grid (only three lines changed), SX-6 uni-processor performance improved markedly due to increased vector length. Speedup from one to two processors is not good due to the time spent in a routine that does a local data transposition to improve data locality for cache based machines (this routine is not called in the uniprocessor run), but subsequent scalability is excellent. Power3/4 scalability is fairly good overall, despite the large communication volume, due to improved data locality of the multi-processor implementation. Note that the Power4's absolute FT performance is significantly better than its performance on CG, although the latter exhibits fewer L1 and TLB misses. The sum of L1 and L2 (not reported here) cache hits on the Power4 is approximately the same for CG and FT for small numbers of processors. We conjecture that FT, with its better overall locality, can satisfy more memory requests from L3 (not measured) than CG.
The BT baseline MPI code performed poorly on the SX-6, because subroutines in inner loops inhibited vectorization. Also, some inner loops of small fixed length were vectorized, leading to very short vector lengths. Subroutine inlining and manual expansion of small loops lead to long vector lengths throughout the single-processor code, and good performance. Increasing the number of processors on the SX-6 causes reduction of vector length (artifact of the three-dimensional domain decomposition) and a concomitant deterioration of the speedup. Power3 (Power4) scalability is fair up to 9 (16) processors, but degrades severely on 16 (25) processors. The reason is the fairly large number of synchronizations per time step that are costly on (almost) fully saturated nodes. Experiments with a Power3 two-node computation involving 25 processors show a remarkable recovery of the speedup.
LU fared poorly as expected on the SX-6, because data dependencies in the main part of the solver prevented full vectorization, as evidenced by the low VOR. Performance of the parts that do vectorize degrades significantly as the number of processors increases, because of the pencil domain decomposition in the first and second array dimensions. These factors do not play a role on the Power3/4, whose performance actually improves as the number of processors grows. This is because the communication overhead is rather small, so that the improved cache usage dominates scalability. Note that LU sustains the highest performance of all NPB on the Power3/4, but it also has the highest rate of TLB misses on the Power3. This suggests that the cost of a TLB miss is relatively small. In sum, all NPB except LU suffer significant performance degradation on both architectures when a node is (nearly) fully saturated. AVL and especially VOR are strongly correlated with performance on the SX-6, but the occurrence of irregular stride (requiring support of gather/scatter units) or many small messages also have significant influence. Except for CG with its irregular memory references, there is a strong correlation between the smaller L1 cache on the Power4 (0.25 times that of the Power3) and the number of L1 misses. Nevertheless, L1 hits and TLB misses alone are weak predictors of performance on the Power3/4, whereas communication volume and frequency play a significantly larger role than on the SX-6. In a subsequent study, more detailed performance indicators will be examined that can more fully explain the observed behavior.
Scientific Applications
Six applications from diverse areas in scientific computing were chosen to measure and compare the performance of the SX-6 with that of the Power3 and Power4. The applications are: TLBE, a fusion energy application that performs simulations of high-temperature plasma; Cactus, an astrophysics code that solves Einstein's equations; OVERFLOW-D, a CFD production code that solves the Navier-Stokes equations around complex aerospace configurations; PARATEC, a materials science code that solves Kohn-Sham equations to obtain electron wavefunctions; GTC, a particle-in-cell approach to solve the gyrokinetic Vlasov-Poisson equations; and Mindy, a simplified molecular dynamics code that uses the Particle Mesh Ewald algorithm. Performance results are reported in Mflops/s per processor, except where the original algorithm has been modified for the SX-6 (these are reported as wall-clock time). As was the case for the NPB, AVL and VOR values are shown for the SX-6, and TLB and L1 values for the Power3/4. All performance numbers were obtained with hpmcount on the Power3/4 and ftrace on the SX-6.
Plasma Fusion: TLBE
Lattice Boltzmann methods provide a mesoscopic description of the transport properties of physical systems using a linearized Boltzmann equation. They offer an efficient way to model turbulence and collisions in a fluid. The TLBE application [20] performs a 2D simulation of high-temperature plasma using a hexagonal lattice and the BGK collision operator. Figure 3 shows an example of vorticity contours in the 2D decay of shear turbulence simulated by TLBE.
Methodology
The TLBE simulation has three computationally demanding components: computation of the mean macroscopic variables (integration); relaxation of the macroscopic variables after colliding (collision); and propagation of the macroscopic variables to neighboring grid points (stream). The first two steps are floating-point intensive, the third consists of data movement only. The problem is ideally suited for vector architectures. The first two steps are completely vectorizable, since the computation for each grid point is purely local. The third step consists of a set of strided copy operations. In addition, distributing the grid via a 2D decomposition easily parallelizes the method. The first two steps require no communication, while the third has a regular, static communication pattern in which the boundary values of the macroscopic variables are exchanged. 
Porting Details
After initial profiling on the SX-6 using basic vectorization compiler options (-C vopt), a poor result of 280 Mflops/s was achieved for a small 64 2 grid using a serial version of the code. The ftrace tool showed that VOR was high (95%) and that the collision step dominated the execution time (96% of total); however, AVL was only about 6. We found that the inner loop over the number of directions in the hexagonal lattice had been vectorized, but not a loop over one of the grid dimensions. Invoking the most aggressive compiler flag (-C hopt) did not help. Therefore, we rewrote the collision routine by creating temporary vectors, and inverted the order of two loops to ensure vectorization over one dimension of the grid. As a result, serial performance improved by a factor of 7, and the parallel TLBE version was created by inserting the new collision routine into the MPI version of the code.
Performance Results
Parallel TLBE performance using a production grid of 2048 2 is presented in Table 6 . The SX-6 results show that TLBE achieves almost perfect vectorization in terms of AVL and VOR. The 2-and 4-processor runs show similar performance as the serial version; however, an appreciable degradation is observed when running 8 MPI tasks, which is most likely due to network/memory contention in the SMP.
Power3
Power4 Table 6 : Performance of TLBE on a 2048 2 grid.
For both the Power3 and Power4 architectures, the collision routine rewritten for the SX-6 performed somewhat better than the original. On the cache-based machines, the parallel TLBE showed higher Mflops/s (per CPU) compared with the serial version. This is due to the use of smaller grids per processor in the parallel case, resulting in improved cache reuse. The more complex behavior on the Power4 is due to the competitive effects of the three-level cache structure and saturation of the SMP memory bandwidth. In summary, using all 8 CPUs on the SX-6 gives an aggregate performance of 24.4 Gflops/s (38% of peak), and a speedup factor of 27.7 (6.5) over the Power3 (Power4), with minimal porting overhead.
Astrophysics: Cactus
One of the most challenging problems in astrophysics is the numerical solution of Einstein's equations following from the Theory of General Relativity (GR): a set of coupled nonlinear hyperbolic and elliptic equations containing thousands of terms when fully expanded. The Albert Einstein Institute in Potsdam, Germany, developed the Cactus code [1, 10] to evolve these equations stably in 3D on supercomputers to simulate astrophysical phenomena with high gravitational fluxes, such as the collision of two black holes (see Figure 4 ) and the gravitational waves that radiate from that event. 
Methodology
The core of the Cactus solver uses the ADM formalism, also known as the 3+1 form. In GR, space and time form a 4D space (three spatial and one temporal dimension) that can be sliced along any dimension. For the purpose of solving Einstein's equations, the ADM solver decomposes the solution into 3D spatial hypersurfaces that represent different slices of space along the time dimension. In this formalism, the equations are written as four constraint equations and 12 evolution equations. The evolution equations can be solved using a number of different numerical methods, including staggered leapfrog, McCormack, LaxWendroff, and iterative Crank-Nicholson schemes. A "lapse" function describes the time slicing between hypersurfaces for each step in the evolution. A "shift metric" is used to move the coordinate system at each step to avoid being drawn into a singularity. The four constraint equations are used to select different lapse functions and the related shift vectors.
For performance evaluation, we focused on a core Cactus ADM solver, the Fortran77-based ADM kernel (BenchADM [9] ), written when vector machines were more common; consequently, we expect it to vectorize well. BenchADM is computationally intensive, involving 600 flops per grid point. The loop body of the most numerically intensive part of the solver is large (several hundred lines of code). Splitting this loop provided little or no performance enhancement, as expected, due to little register pressure in the default implementation.
Porting Details
BenchADM vectorized almost entirely on the SX-6 in the first attempt. However, the vectorization appears to involve only the innermost of a triply nested loop (x, y, and z-directions for a 3D evolution). The resulting effective vector length for the code is directly related to the x-extent of the computational grid. This dependence led to some parallelization difficulties because the typical block-oriented domain decompositions reduce the vector length, thereby affecting uni-processor performance. In order to decouple parallel efficiency and uni-processor performance, the domain was decomposed using Z-slices. Table 7 presents performance results for BenchADM on a 127 3 grid. The mild deterioration of the performance on the Power3/4 as the number of processors grows up to 16 is due to the cost of communications, with a steep drop in performance as a Power4 node gets fully saturated (32 processors). Increasing the grid size by just one point in each dimension to 128 3 results in severe performance degradation, even though TLB miss and L1 hit rates are hardly affected. Apparently, that degradation is attributable primarily to L2 and L3 cache line aliasing which inhibits cache reuse.
Performance Results

Power3
Power4 While for smaller grid sizes the SX-6 performance is mediocre, the 127 3 grid uni-processor computation returns an impressive 3.9 GFlops/s with a sizable AVL and a VOR of almost 100%. The SX-6 is immune to the effects of power-of-two aliasing because of the absence of cache memory. The vector memory subsystem is not affected by bank conflicts because most accesses are still unit stride. To date, SX-6's 49% of peak performance is the best achieved for this benchmark on any current computer architecture. SX-6 multiprocessor performance deteriorates fairly rapidly due to the rising cost of interprocessor synchronization (see Table 4 ); the AVL and VOR are hardly affected by the parallelization, and artificially changing the volume of communication has negligible effect on performance.
Fluid Dynamics: OVERFLOW-D
OVERFLOW-D [21] is an overset grid methodology [12] for high-fidelity viscous Navier-Stokes CFD simulations around aerospace configurations. The application can handle complex designs with multiple geometric components, where individual body-fitted grids are easily constructed about each component. OVERFLOW-D is designed to simplify the modeling of components in relative motion (dynamic grid systems). At each time step, the flow equations are solved independently on each grid ("block") in a sequential manner. Boundary values in grid overlap regions are updated before each time step, using a Chimera interpolation procedure. The code uses finite differences in space, and implicit/explicit time stepping.
Methodology
The MPI version of OVERFLOW-D (in F90) is based on the multi-block feature of the sequential code, which offers natural coarse-grain parallelism. The sequential code consists of an outer "time-loop" and an inner "grid-loop". The inter-grid boundary updates in the serial version are performed successively. To facilitate parallel execution, grids are clustered into groups; one MPI process is then assigned to each group. The grid-loop in the parallel implementation contains two levels, a loop over groups ("group-loop") and a loop over the grids within each group. The group-loop is executed in parallel, with each group performing its own sequential grid-loop and inter-grid updates. The inter-grid boundary updates across the groups are achieved via MPI. Further details can be found in [13] .
Porting Details
The MPI implementation of OVERFLOW-D is based on the sequential version, the organization of which was designed to exploit vector machines. The same basic program structure is used on all three machines except that the code was compiled with the -C vsafe option on the SX-6. A few minor changes were made in some subroutines in an effort to meet specific compiler requirements.
Performance Results
Our experiments involve a Navier-Stokes simulation of vortex dynamics in the complex wake flow region around hovering rotors. The grid system consisted of 41 blocks and approximately 8 million grid points. Table 8 shows execution times per time step (averaged over 10 steps) on the Power3/4 and SX-6. The current MPI implementation of OVERFLOW-D does not allow uni-processor runs. Results demonstrate that the SX-6 outperforms the cache-based machines; in fact, the run time for 8 processors on the SX-6 is less than three-fourths the 32-processor Power4 number. Scalability is similar for both the Power4 and SX-6 architectures, with computational efficiency decreasing for a larger number of MPI tasks primarily due to load imbalance. It is interesting to note that Power3 scalability exceeds that of the Power4. On the SX-6, the relatively small AVL and limited VOR explain why the code achieves a maximum of only 7.8 Gflops/s on 8 processors. Reorganizing OVERFLOW-D would achieve higher vector performance; however, extensive effort would be required to modify this production code.
Materials Science: PARATEC
PARATEC (PARAllel Total Energy Code) [6] performs first-principles quantum mechanical total energy calculations using pseudopotentials and a plane wave basis set. The approach is based on Density Functional Theory (DFT) that has become the standard technique in materials science to calculate accurately the structural and electronic properties of new materials with a full quantum mechanical treatment of the electrons. Codes performing DFT calculations are among the largest consumers of computer cycles in centers around the world, with the plane-wave pseudopotential approach being the most commonly used. Both experimental and theory groups use these types of codes to study properties such as strength, cohesion, growth, catalysis, magnetic, optical, and transport for materials like nanostructures, complex surfaces, doped semiconductors, and others. Figure 6 shows the induced current and charge density in crystalized glycine, calculated using PARATEC. These simulations were used to better understand nuclear magnetic resonance experiments [23] . Figure 6 : Visualization of induced current (white arrows) and charge density (colored plane and grey surface) in crystalized glycine, calculated using PARATEC [23] .
Methodology
PARATEC uses an all-band conjugate gradient (CG) approach to solve the Kohn-Sham equations of DFT to obtain the wavefunctions of the electrons. A part of the calculations is carried out in real space and the remainder in Fourier space using specialized parallel 3D FFTs to transform the wavefunctions. The code spends most of its time (over 80% for a large system) in vendor supplied BLAS3 and 1D FFTs on which the 3D FFTs are built. For this reason, PARATEC generally obtains a high percentage of peak performance on different platforms. The code exploits fine-grained parallelism by dividing the plane wave components for each electron among the different processors. For a review of this approach with applications, see [14, 17] .
Porting Details
PARATEC, an MPI code designed primarily for massively parallel systems, also runs on serial machines. Since much of the computation involves vendor supplied FFTs and BLAS3, an efficient vector implementation of the code requires these libraries to vectorize well. While this is true for the BLAS3 routines on the SX-6, the standard FFTs (e.g., ZFFT) run at a low percentage of peak. It is thus necessary to use the simultaneous 1D FFTs (e.g., ZFFTS) to obtain good vectorization. A small amount of code rewriting was required to convert the 3D FFT routines to simultaneous ("multiple") 1D FFT calls.
Performance Results
The results in Table 9 show scaling tests of a 250 Si-atom bulk system for a standard LDA run of PARATEC with a 25 Ry cut-off using norm-conserving pseudopotentials. The simulations are for three CG steps of the iterative eigensolver, and include the set-up and I/O steps necessary to execute the code. A typical calculation using the code would require 20 to 60 CG steps to converge the charge density. Table 9 : Performance of PARATEC on a 250 Si-atom bulk system.
Results show that PARATEC vectorizes well and achieves 64% of peak on one processor of the SX-6. The AVL is approximately half the vector register length, but with a high fraction of VOR. This is because most of the time is spent in 3D FFTs and BLAS3. The loss in scalability to 8 processors (53% of peak) are due primarily to memory contention and initial code set-up (including I/O) that do not scale well. Performance increases with larger problem sizes and more CG steps: for example, running 432 Si-atom systems for 20 CG steps achieved 73% of peak on one processor.
PARATEC runs efficiently on the Power3; the FFT and BLAS3 routines are highly optimized for this architecture. The code ran at 61% of peak on a single processor and at 56% on 16 processors. Larger physical systems, such as the one with 432 Si-atoms, ran at 1.02 Gflops/s (68% of peak) on 16 processors. On the Power4, PARATEC sustains a much lower fraction of peak (44% on one processor) due to its relatively poor ratio of memory bandwidth to peak performance. Nonetheless, the Power4 32-processor SMP node achieves high total performance, exceeding that of the 8-processor SX-6 node. The L1 hit rate is primarily determined by the serial FFT and BLAS3 libraries; hence it does not vary much with processor count. We conclude that, due to the high computational intensity and use of optimized numerical libraries, these types of codes execute efficiently on both scalar and vector machines, without the need for significant code restructuring.
Magnetic Fusion: GTC
The goal of magnetic fusion is the construction and operation of a burning plasma power plant producing clean energy. The performance of such a device is determined by the rate at which the energy is transported out of the hot core to the colder edge of the plasma. The Gyrokinetic Toroidal Code (GTC) [16] was developed to study the dominant mechanism for this transport of thermal energy, namely plasma microturbulence. Plasma turbulence is best simulated by particle codes, in which all the nonlinearities are naturally included. 
Methodology
GTC solves the gyroaveraged Vlasov-Poisson (gyrokinetic) system of equations [15] using the particlein-cell (PIC) approach. Instead of interacting with each other, the simulated particles interact with a selfconsistent electrostatic or electromagnetic field described on a grid. Numerically, the PIC method scales as N , instead of N 2 as in the case of direct binary interactions. Also, the equations of motion for the particles are simple ODEs (rather than nonlinear PDEs), and can be solved easily (e.g. using Runge-Kutta). The main tasks at each time step are: deposit the charge of each particle at the nearest grid points (scatter); solve the Poisson equation to get the potential at each grid point; calculate the force acting on each particle from the potential at the nearest grid points (gather); move the particles by solving the equations of motion; find the particles that have moved outside their local domain and migrate them accordingly.
The parallel version of GTC performs well on massive superscalar systems, since the Poisson equation is solved as a local operation. The key performance bottleneck is the scatter operation, a loop over the array containing the position of each particle. Based on a particle's position, we find the nearest grid points surrounding it and assign each of them a fraction of its charge proportional to the separation distance. These charge fractions are then accumulated in another array. The scatter algorithm in GTC is complicated by the fact that these are fast gyrating particles, where motion is described by charged rings being tracked by their guiding center (the center of the circular motion).
Porting Details
GTC's scatter phase presented some challenges when porting the code to the SX-6 architecture. It is difficult to implement efficiently due to its non-contiguous writes to memory. The particle array is accessed sequentially, but its entries correspond to random locations in the simulation space. As a result, the grid array accumulating the charges is accessed in random fashion, resulting in poor cache performance. This problem is exacerbated on vector architectures, since many particles deposit charges at the same grid point, causing a classic memory dependence problem and preventing vectorization. We avoid these memory conflicts by using temporary arrays of vector length (256 words) to accumulate the charges. Once the loop is completed, the information in the temporary array is merged with the real charge data; however, this increases memory traffic and reduces the flop/byte ratio.
Another source of performance degradation was a short inner loop located inside two large particle loops that the SX-6 compiler could not vectorize. This problem was solved by inserting a vectorization directive, fusing the inner and outer loops. Finally, I/O within the main loop had to be removed to allow vectorization. Table 10 shows GTC performance results for a simulation comprising of 4 million particles and 1,187,392 grid points over 200 time steps. The geometry is a torus described by the configuration of the magnetic field. On a single processor, the Power3 achieves 10% of peak, while the Power4 performance represents only 5% of its peak. The SX-6 single-processor experiment runs at 701 Mflops/s, or only 9% of its theoretical peak. This poor SX-6 performance is unexpected, considering the relatively high AVL and VOR values. We believe this is because the scalar units need to compute the indices for the scatter/gather of the underlying unstructured grid. However, in terms of raw performance, the SX-6 still outperforms the Power3/4 by factors of 4.6 and 2.5, respectively.
Performance Results
Power3
Power4 Table 10 : Performance of GTC on a 4-million particle simulation.
Parallel results demonstrate that scaling on the SX-6 is not nearly as good as on the Power3/4. In fact, both the Power3 and Power4 initially (through P = 8) show superlinear speedup, a common characteristic of cache-based machines. This is explained by the higher L1 hit rates and lower TLB misses with increasing processor count. Superlinear scaling for a fixed problem size cannot be maintained past a certain number of processors since all the data ultimately fits in cache while the communication-to-computation ratio continues to increase. Limited scaling on the SX-6 is probably due to the 1D decomposition which reduces the length of the biggest vector loops as the number of processors increases; however, this is not the final word. More work is being done on GTC to improve its scalability and efficiency on vector architectures.
Molecular Dynamics: Mindy
Mindy is a simplified serial molecular dynamics (MD) C++ code, derived from the parallel MD program called NAMD [3] . The energetics, time integration, and file formats are identical to those used by NAMD.
Methodology
Mindy's core is the calculation of forces between N atoms via the Particle Mesh Ewald (PME) algorithm. Its O(N 2 ) complexity is reduced to O(N log N ) by dividing the problem into boxes, and then computing electrostatic interaction in aggregate by considering neighboring boxes. Neighbor lists and a variety of cutoffs are used to decrease the required number of force computations.
Porting Details
Modern MD codes such as Mindy present special challenges for vectorization, since many optimization and scaling methodologies are at odds with the flow of data suitable for vector architectures. The reduction of floating point work from N 2 to N log N is accomplished at the cost of increased branch complexity and nonuniform data access. These techniques have a deleterious effect on vectorization; two strategies were therefore adopted to optimize Mindy on the SX-6. The first severely decreased the number of conditions and exclusions in the inner loops, resulting in more computation overall, but less inner-loop branching. We refer to this strategy as NO EXCL.
The second approach was to divide the electrostatic computation into two steps. First, the neighbor lists and distances are checked for exclusions, and a temporary list of inter-atom forces to be computed is generated. The force computations are then performed on this list in a vectorizable loop. Extra memory is required for the temporaries and, as a result, the flop/byte ratio is reduced. This scheme is labeled BUILD TEMP.
Mindy uses C++ objects extensively, hindering the compiler to identify data-parallel code segments. Aggregate datatypes call member functions in the force computation, which impede vectorization. Compiler directives were used to specify that certain code sections contain no dependencies, allowing partial vectorization of those regions.
Performance Results
The case studied here is the apolipoprotein A-I molecule (see Figure 8 , a 92224-atom system important in cardiac blood chemistry that has been adopted as a benchmark for large-scale MD simulations on biological systems. Table 11 presents performance results of the serial Mindy algorithm. Neither of the two SX-6 optimization strategies achieves high performance. The NO EXCL approach results in a very small VOR, meaning that almost all the computations are performed on the scalar unit. The BUILD TEMP strategy (also used on the Power3/4) increases VOR, but incurs the overhead of increased memory traffic for storing temporary arrays. In general, this class of applications is at odds with vectorization due to the irregularly structured nature of the codes. The SX-6 achieves only 165 Mflops/s, or 2% of peak, slightly outperforming the Power3 and trailing the Power4 by about a factor of two in run time. Effectively utilizing the SX-6 would likely require extensive reengineering of both the algorithm and the object-oriented code. Table 11 : Serial performance of Mindy on a 92224-atom system with two different SX-6 optimization approaches.
Summary and Conclusions
This paper presented the performance of the NEC SX-6 vector processor and compared it against the cachebased IBM Power3/4 superscalar architectures, across a wide range of scientific computations. Experiments with a set of microbenchmarks demonstrated that for low-level program characteristics, the specialized SX-6 vector hardware significantly outperforms the commodity-based superscalar designs of the Power3 and Power4. Next we examined the NAS Parallel Benchmarks, a well-understood set of kernels representing key areas in scientific computations. These compact codes allowed us to perform the three main variations of vectorization tuning: compiler flags, compiler directives, and actual code modifications. The resulting optimized codes enabled us to identify classes of applications both at odds with and well suited for vector architectures, with performance ranging from 5.9% to 46% of peak on a single SX-6 processor, and from 1.6% to 16% on a fully saturated node of eight processors. Similar percentages of peak performance were achieved on eight processors of the Power3 and Power4, although the top performing codes on vector and cache systems were not the same. Absence of data dependencies in the main loops and long vector lengths in FT produced the best results on the SX-6, whereas good locality and small communication overhead made LU the best performing code on the Power systems.
Several applications from key scientific computing domains were also evaluated; however, extensive vector optimizations have not been performed at this time. Since most modern scientific codes are designed for (super)scalar systems, we simply examined the effort required to port these applications to the vector architecture. Table 12 summarizes the overall performance, sorted by SX-6 speedup against the Power4. Results show that the SX-6 achieves high sustained performance (relative to theoretical peak) for a large fraction of our application suite and, in many cases, significantly outperforms the scalar architectures. Table 12 : Summary overview of application suite performance.
The Cactus-ADM kernel vectorized almost entirely on the SX-6 in the first attempt. The rest of our applications required the insertion of compiler directives and/or minor code modifications to improve the two critical components of effective vectorization: long vector length and high vector operation ratio. Vector optimization strategies included loop fusion (and loop reordering) to improve vector length; introduction of temporary variables to break loop dependencies (both real and compiler imagined); reduction of conditional branches; and alternative algorithmic approaches. For applications such as TLBE, minor code changes were sufficient to achieve good vector performance and a high percentage of theoretical peak, especially for the multi-processor computations. For OVERFLOW-D, we obtained fair performance on both the cache-based and vector machines using the same basic code structure. PARATEC represented a class of applications relying heavily on highly optimized BLAS3 libraries. For these types of codes, all three architectures performed very well due to the regularly structured, computationally intensive nature of the algorithm. On a single SX-6 processor, PARATEC achieved 64% of peak, while TLBE and Cactus-ADM were at 50%; however, TLBE showed a factor of 58.0 (16.2) performance improvement over the Power3 (Power4).
Finally, we presented two applications with poor vector performance: GTC and Mindy. They feature indirect addressing, many conditional branches, and loop carried data-dependencies, making high vector performance challenging. This was especially true for Mindy, whose use of C++ objects made it difficult for the compiler to identify data-parallel loops. Effectively utilizing the SX-6 would likely require extensive reengineering of both the algorithm and the implementation for these applications.
